Mission Statement
Work in NanoCAD targets equivalent scaling improvements – perhaps as much as one full technology generation by establishing new synergies between various silos of application, architecture, design and manufacturing.
Recent Publications
![[PDF]](https://nanocad.ee.ucla.edu/wp-content/plugins/papercite/img/iconfinder_pdf_272699.svg){kind=small}
A. Graening, D. A. Patel, G. Sisto, E. Lenormand, M. Perumkunnil, N. Pantano, V. B. Y. Kumar, P. Gupta, and A. Mallik, “Cost-performance co-optimization for the chiplet era,” in IEEE Electronics Packaging Technology Conference (EPTC), 2024, p. 6 J. Kundu, W. Guo, A. BanaGozar, U. D. Alwis, S. Sengupta, P. Gupta, and A. Mallik, “Performance Modeling and Workload Analysis of Distributed Large Language Model Training and Inference,” in IEEE International Symposium on Workload Characterization, 2024, p. 12 – Best paper nomination J. Yang, A. Graening, W. Romaszkan, V. K. Jacob, P. Gupta, and S. Pamarti, “A 278-514M Event/s ADC-Less Stochastic Compute-In-Memory Convolution Accelerator for Event Camera,” in IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2024, p. 2 A. H. Hassan, P. Gupta, S. Pamarti, and C. K. Yang, “Cryogenic alternative: cmos versus dynamic-based logic,” in 2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS), 2024, pp. 1007-1010
2023
Congratulations to Shurui Li for winning the UCLA Dissertation Year Fellowship! Shurui’s work has looked at resource-constrained machine learning especially in context of photonic neural network acceleration. It has already resulted in two tinyML, one MLSys, one HPCA and one Optica paper among others; and he has helped in building working table-top and photonic integrated circuit accelerator prototypes.
Dr. Wojciech Romaszkan is selected the Outstanding Ph.D. Dissertation (“Efficient Machine Learning Acceleration at the Edge”) this year in ECE Department at UCLA. His work (3 tapeouts, 2 best paper nominations) spanned stochastic-computing based scalable, accurate machine learning acceleration architectures. Congratulations, Wojciech Romaszkan !
Congratulations to Wojciech Romaszkan for defending his dissertation! Few more weeks and he is headed to Amazon Annapurna labs.
Prof. Gupta is going to lead the System-Driven Functional Integration and Aggregation theme within the recently funded JUMP 2.0 CHIMES center. See the UCLA press release here.
2021
A lot of press coverage for our recent DAC paper on design of chiplet-based waferscale processors: HPCWire, EENewsEurope, Tom’s Hardware.
Prof. Gupta is elevated to IEEE Fellow.
Prof. Gupta, Prof. Ken Yang and Prof. Pamarti are awarded a new grant under DARPA LTLT project to investigate architectures and design methodologies for ultra-efficient low temperature (77K) processing.
Congratulations to Saptadeep Pal for defending his thesis on “Scale-out Packageless Processing”. Dr Pal is onto much greener pastures at a stealth mode startup.
Congratulations to Irina Alam for defending her thesis. You can find her excellent thesis on “Lightweight Opportunistic Memory Resilience” here . She joins the Apple memory team.
Congratulations to Tianmu and his collaborator, Jiyue Yang from Professor Pamarti’s group for winning this years Qualcomm Innovation Fellowship, for their project “A Stochastic Compute-In-Memory Neural Network Accelerator with Variable Precision Tuning”. Some of the related papers are here and here.
2020
Congratulations to Wojciech Romaszkan and Tianmu Li for being nominated for best paper award at DATE 2020. The ACOUSTIC paper can be found here:
The 3PXNet library for sparse-binarized neural network training and inference has been published on Github. More details about 3PXNet can be found in this paper:
2019
Prof. Gupta’s article “Goodbye, Motherboard. Hello, Silicon-Interconnect Fabric” appears in IEEE Spectrum. It discusses the emerging chiplet revolution and possibility of packageless processing.
NanoCAD lab gets a new ONR contract on photonic neural networks. This is a joint project with UT Austin and GWU. Our focus is to investigate viable architectures and network training approaches accounting for limitations of optics.
Congratulations to Saptadeep for winning the Qualcomm Innovation Fellowship, 2019! He was among the only 13 teams nation-wide to win this (acceptance rate of 11%). The winning proposal was on Revolutionizing Large-Scale Graph Processing Using Waferscale Architecture. This work is still ongoing, so we cant point you to the stellar paper that would come out of it. But a related paper is here: .
Congratulations to Saptadeep for being awarded the best talk (“Waferscale GPUs”) at the ECE Department Annual Research Review.
Congratulations to Saptadeep, Tianmu and Wojciech for making it into Qualcomm Innovation Fellowship Finals!
Our HPCA paper on waferscale processors is getting a lot of press coverage. It was covered in ExtremeTech, IEEE Spectrum, Hexus, TechXplore, etc. The paper is here: .