Vice-Chair, Computer Engineering,
Electrical and Computer Engineering Department, UCLA
Lab : NanoCAD Lab
Google Scholar Profile
LinkedIn Profile
Contact Info
Office 6730C Boelter Hall, UCLAEmail: puneetg at ucla dot edu
Phone: 310-825-1376
Education
- B. Tech, Electrical Engineering, Indian Institute of Technology, New Delhi, 2000.
- Ph.D., Computer Engineering, University of California, San Diego. Thesis: “On Compensation of Systematic Manufacturing Variations in Physical Design”, 2007
Experience
- VLSI Designer, Mindtree Technologies. 2000-2001.
- Co-founder and Product Architect, Blaze DFM. 2004-2007.
- Assistant Professor, EE Department, UCLA. 2007-2013
- Associate Professor, EE Department, UCLA. 2013-2018
- Professor, ECE Department, UCLA. 2018-present
- Vice-chair, Computer Engineering, 2017-present
Professional Service
- Program Co-Chair, IEEE SELSE Workshop, 2019
- Associate Editor, IEEE Transactions on CAD, 2014-2018
- Local Organization Chair, ISLPED, 2012
- Program Chair: IEEE DFM&Y Workshop 2009-2011
- Editor, IETE Technical Review, 2009-2010
- Vice-Chair, ACM/SIGDA CADathlon at ICCAD 2007
- Technical program committee member (various years): DAC, ICCAD, ASPDAC, CASES, ISLPED, ICCD, ISQED, VLSI Design
Research interests (see publications here)
- Design-technology co-optimization
- Variability and reliability-aware computer architecture
- Electronic design automation
- Technology-enabled machine learning systems
Current major projects
- Packageless waferscale processing. Supported by CHIPS and CDEN centers and Qualcomm Innovation Fellowship.
- Machine learning at the edge using stochastic computing. Supported by DARPA.
Honors and Awards
- Qualcomm Innovation Fellowship: 2016, 2019.
- Best paper nominations: DATE 2016
- Best paper awards: SELSE 2016, CASES 2017, SELSE 2018, DATE 2012 (IP)
- IBM Faculty Award, 2012
- ACM/SIGDA Outstanding New Faculty Award, 2010
- SRC Inventor Recognition Award, 2009, 2010
- National Science Foundation (NSF) CAREER Award, 2009
- European Design Automation Association (EDAA) outstanding dissertation award, 2008.
- IBM Ph.D. Fellowship, 2004.
Teaching
- ECE10: Circuit Theory I
- ECE110: Circuit Theory II
- ECEM116C: Computer Systems Architecture
- ECE201A: VLSI Design Automation
- ECE201D: Design in Nanoscale Technologies
Advice to prospective applicants to NanoCAD Lab
- Undergraduate: Junior and senior years are the best times to approach me for research. CE or CSE majors are preferred. You should have taken CS 31, CS32, ECEM16 and and done well in them. CS33, ECEM116C, ECE115C and ECEM146 are a plus. I require minimum of two consecutive quarter commitment. You will be engaged in open-ended research, so motivation and willingness to commit time is essential.
- M.S.: Please only approach me if you intend to do a M.S. thesis.
- Ph.D.: If you like work which regularly crosses disciplinary boundaries (devices, digital circuits, architectures, algorithms, machine learning) within ECE/CSE, contact me before you apply to UCLA. All students in my group would end up working on multiple projects at any given time and we value intellectual breadth as much as depth.