## Matching in Analog Integrated Circuits

Viswakiran Popuri 10/28/2009



# In Analog Design Ratios are more important than the Absolute Values





#### **Device Matching**

- Capacitor  $C = \frac{\varepsilon_0 \varepsilon_r}{t_{ox}} WL \qquad \left(\frac{\Delta C}{C}\right)^2 = \left(\frac{\Delta \varepsilon_r}{\varepsilon_r}\right)^2 + \left(\frac{\Delta t_{ox}}{t_{ox}}\right)^2 + \left(\frac{\Delta L}{L}\right)^2 + \left(\frac{\Delta W}{W}\right)^2$
- Resistor

• L>> W 
$$R = \frac{L}{W} R_{\Box} = \frac{L}{W} \cdot \frac{\rho}{x_{j}} \quad \left(\frac{\Delta R}{R}\right)^{2} = \left(\frac{\Delta L}{L}\right)^{2} + \left(\frac{\Delta W}{W}\right)^{2} + \left(\frac{\Delta \overline{\rho}}{\overline{\rho}}\right)^{2} + \left(\frac{\Delta x_{j}}{x_{j}}\right)^{2}$$

• Caps match better than Resistors

$$\left(\frac{\Delta \varepsilon_{\mathbf{r}}}{\varepsilon_{\mathbf{r}}}\right) << \left(\frac{\Delta \overline{\rho}}{\overline{\rho}}\right) \qquad \qquad \left(\frac{\Delta W}{W}\right)_{\mathsf{cap}} < \left(\frac{\Delta W}{W}\right)_{\mathsf{res}} \qquad \qquad \left(\frac{\Delta t_{\mathsf{ox}}}{t_{\mathsf{ox}}}\right) < \left(\frac{\Delta x_{j}}{x_{j}}\right)$$

• Transistors (Pelgrome JSSC oct.1989)

$$\frac{\sigma^2(\beta)}{\beta^2} = \frac{A_\beta^2}{WL} + S_\beta^2 D^2 \qquad \sigma^2(V_T) = \frac{A_{V_T}^2}{WL} + S_{V_T}^2 D^2$$

 $A_{\beta}$  ,  $A_{vt},\,S_{\beta}$  ,  $S_{vt}$  are tech constants, D is the seperation between the devices.



### Accuracy ↔ Speed Tradeoff

- As W & L are increased, two effects happen:
  - The individual contributions for mismatch i.e. ( $\Delta W/W)$  & ( $\Delta L/L)$  decrease
  - Actual variation of parameters i.e. ΔW, ΔL also decrease due to more spatial averaging.
    - This happens till the large distance effects kick in.
- Hence, mismatch of the devices decreases as they are made bigger.
- However, speed decreases as devices get bigger. This points to a fundamental trade-off between Accuracy ↔ Speed.



#### **Symmetry and Matching**

- Interdigitized (common centriod) layout
  - Assume that the gradient of variation is described as; y = mx + b
  - A (composed of A1 & A2) should be twice of B.





#### **Symmetry and Matching**

 Dummy transistors improves the matching between transistor A and B by providing similar environment to the circuit that is on the boundary of a layout.





#### **Capacitor Layout**





$C_2 = C_1$
$C_3 = 2C_1$
$C_{4} = 4C_{1}$
$C_{5} = 8C_{1}$



#### **Resistor Layout**



121212212121



#### Conclusions

- Matching is very critical for Analog IC designs.
- Good layout techniques help in improving matching.
- However, as the feature size decreases, the variation is increasing.
- Designers are resorting to various techniques to manage the growing mismatches.
  - Auto-Zeroing in Comparators.
  - Digital Calibration for mismatch correction.
  - Dynamic Element Matching to randomize or shape the mismatch errors.