

An introduction on MOSFET

14th Oct 2009



Outline

- MOSFET structure
- MOSFET operation
- Small dimension effects



MOS: Metal Oxide semiconductor







NMOS - off



- No inversion layer in channel.
- No drive (drift) current.
- Only leakage current (from gate and drain terminals).



NMOS – on (saturation)





Modes of operation

Cutoff

$$(V_{gs} < V_{th})$$

$$I_d = I_0 e^{\frac{V_{gs} - V_{th}}{nV_T}}$$

- Saturation
 - $\begin{array}{l} \ V_{GS} > V_{th} \\ V_{DS} > (\ V_{GS} V_{th} \) \end{array}$

$$I_d = \frac{\mu_n C_{ox} W}{2L} \left(V_{gs} - V_{th} \right)^2$$

• Linear region $- \bigvee_{GS} > \bigvee_{th} \qquad I_d = \mu_n C_{ox} \frac{W}{L} \left(\left(V_{gs} - V_{th} \right) V_{ds} - \frac{V_{ds}^2}{2} \right)$ $V_{DS} < (\bigvee_{GS} - \bigvee_{th})$

Body effect

NanoCAD Lab

•
$$V_{th} = V_{th0} + \gamma [(V_{sb} + 2\Phi)^{0.5} - (2\Phi)^{0.5}]$$



Channel length modulation

• L effective reduce when $V_d > V_{d_{sat}}$

$$I_{d} = \frac{\mu_{n}C_{ox}W}{2L'} \left(V_{gs} - V_{th}\right)^{2}, L' = L - \Delta L$$
$$I_{d} = I_{d_sat} \left(\frac{L}{L - \Delta L}\right) \approx I_{d_sat} \left(1 + \frac{\Delta L}{L}\right)$$





Short channel effects

Charge sharing





UCLA

Drain-induced barrier lowering (DIBL)

- Drain voltage "pull down" electron barrier.
- V_{th} depends on both L and V_{ds} .





Velocity saturation

$$v=\mu_{e\!f\!f}E,\,$$
 Valid only when E << E_{\rm sat}

$$v = \frac{\mu_{eff} E}{(1 + E / E_{sat})}$$

No velocity saturation

NanoCAD Lab

$$I_d = \mu_n C_{ox} \frac{W}{L} \left(\left(V_{gs} - V_{th} \right) V_{ds} - \frac{V_{ds}^2}{2} \right)$$

With velocity saturation***

$$I_{d} = \mu_{eff} C_{ox} \frac{W}{L} \left(\left(V_{gs} - V_{th} \right) V_{ds} - \frac{V_{ds}^{2}}{2} \right) \left(\frac{1}{1 + \left(V_{ds} / E_{sat} L \right)} \right)$$

 $^{***}\mu_{eff}$ and V_{th} are treated as constants across channel.







References

- 1. R. S. Muller, T. I. Kamins with M. Chan, "Device Electronics for Integrated Circuits", 3rd edition, John Wiley & Sons, 2002.
- Y.-M. Sheu, K.-W. Su, S. Tian, S.-J. Yang, C.-C. Wang, M.-J. Chen, and S. Liu, "Modeling the Well-Edge Proximity Effect in Highly Scaled MOSFETs", IEEE Trans. On Electron Devices, vol. 53, no. 11, 2006.
- 3. K. Ohe, S. Odanaka, K. Moriyama, T. Hori, and G. Fuse, "Narrow-Width Effects of Shallow Trench-Isolated CMOS with n+-Polysilicon Gate", IEEE Trans. On Electron Devices, vol. 36, no. 6, 1989.
- 4. C. Pacha, M. Bach, K.v. Arnim, R. Brederlow, D. S.-Landsiedel, P. Seegebrecht, J. Berthold, and R. Thewes, "Impact of STI-Induced Stress, Inverse Narrow Width Effect, and Statistical VTH Variations on Leakage Currents in 120 nm CMOS",