

Design-aware Mask Inspection

Abde Ali Kagalwalla¹, Puneet Gupta¹, Chris Progler² and Steve McDonald² ¹{abdeali,puneet}@ucla.edu Electrical Engr., UCLA ²Photronics Inc.

NanoCAD Lab www.nanocad.ee.ucla.edu



Outline

- Motivation
- Proposed design-aware inspection
- Results
- Conclusion & Future Work



Motivation

- Decreasing feature size & RETs \rightarrow mask inspection challenging
- Reducing mask cost critical for low volume SoCs
- Mask cost expected to be worse for future patterning(EUV, nano-imprint)



- Defect review often manual \rightarrow Slow
- AIMS emulation 'gold standard' but tedious
- Defect repair/replacement expensive

Mask Inspection Tool



•Gray-scale image comparison

- •Intensity difference > threshold \rightarrow Defect
- Allows adjustable threshold
- More common used term is sensitivity(s)
- Can choose from different pixel sizes(p)
- Inspection resolution = K(p/s)

- •First pass yield
 - -Masks that pass inspection without repair/replacement
 - -Key metric for cost reduction
- •Controlling defect count of tool critical for turnaround time



Design-awareness to minimize false + nuisance defects reported without missing critical defects

Modeling Inspection Tool Defects

Extrusion

Pinhole

Pindot

Intrusion

Defect Types:

CD defects: Intrusion, extrusionContamination: Pinhole, pindot

False Defects =
$$K \frac{\text{Area}}{p^{\alpha}} \operatorname{erfc}(\frac{1}{\sigma s})$$

- Models imaging system noise
- Typically models photon limited noise

Nuisance Defects =
$$K_n Area \left(\frac{p}{s}\right)^{\beta}$$

 Derived assuming negative binomial defect distribution

Outline

- Motivation
- Proposed design-aware inspection
- Results
- Conclusion & Future Work



Proposed Design-aware Inspection Flow



Non-functional Feature Finder: Overview



- Assume that layout has only rectilinear shapes
 - Valid for all digital designs
- Only floating fill with no via-connected fill considered -Consistent with most fill insertion tools
- Approach extensible to identifying other nonfunctional features like spare cells, non-tree routes and assists

Sample Layout



Fracture polygons



Scan-line for graph construction



Segment + interval trees to store scan-line events

14

Merge Neighborhood Graph



Same color neighbor vertices merged

Analyze Merged Neighborhood Graph



Cycles → Redundant vias Isolated vertices → Floating fill

Non-functional Feature Finder: Algorithm Summary

- Algorithm steps:
 - Fracture shapes
 - Neighborhood graph construction
 - Vertex merging
 - Cycle and isolated vertex finding

Scan-line based graph construction time critical step

Runtime Reduction: Shape Simplification



Runtime Reduction: Scan-line speedup



- Estimate routing direction
 - -Reduces average size of segment+interval trees
- Use separate interval+segment trees for each metal+via layer set
 - Smaller tree size
 - Easy to parallelize

Poly Layer Assignment

- Timing slack → Max.
 tolerable defect size
- Assume a fixed finite number K(=10) of defects per path
- Account for width /spacing to prevent opens/shorts



Assumption: Pinholes have no design impact

Metal/Via Layer Assignment

•Require only post-OPC layout for assignment!! Metal Layer

- Dummy features assigned larger minimum defect size

Via Layer

- Even smallest pinhole can cause short

- Non-dummy metal intersect regions
- Redundant vias assigned higher defect size



Criticality Assignment



• CD (extrusion/intrusion) and contamination (pinhole/pindot) defects separately considered

-Inspection tools have different sensitivities for them

- Assumptions:
 - Only binary, square defects considered
 - MEEF=1 since modern Inspection tools adapt to it



Goal: Partition with each region assigned a pixel size, sensitivity **Constraints:**

- 1. CD tolerance of partition > Min. detectable defect size = K(p/s)
 - Ensuring no critical defects missed
- 2. Min. width/height of each partition > L_{min}
 - Inspection tool requirement
- **Cost Function**: #False Defects + γ^* #Real Defects

Partitioning Algorithm

- Scan-line based heuristic
 - Move vertical and horizontal lines across design
 - Max. tolerable defect of partition(p/s) → try all discrete p values and pick minimum cost value
 - Moving distance of $L_{\rm min}$ to meet width constraint

Outline

- Motivation
- Proposed design-aware inspection
- Results
- Conclusion & Future Work

Experimental Setup

- All implementation done in C++ using OpenAccess API
- Test cases taken from opencores.org
 - SP&R → Cadence RC/Encounter + 45nm Nangate
 - OPC \rightarrow Mentor Calibre
 - DRs \rightarrow 45nm Free PDK
- Defect models fitted using commercial maskshop data
 - 800 reticles, 8000-15000mm²
- •Pixel sizes: 72nm and 90nm, Sensitivity:0-100
- L_{min} = 2.0um (wafer scale)

Design Name	# Gates	Area (um²)
Aes_cipher(8-metal)	15467	102494
Mips(6-metal)	11577	59461
Nova(6-metal)	43156	268594

Experimental Results: Nonfunctional Feature

•Results verified using DEF file of designs

- Almost 100% accuracy for both dummy fill and redundant



Experimental Results: Partitioning

- Average false defect reduction over two designs (MIPS and NOVA)
 - Via layer: Most improvement \rightarrow redundant vias
 - Higher metal layers: Zero improvement \rightarrow Less defects
- Substantial improvement in defect review time



Percentage Reduction in False Defects

28

Experimental Results: Nuisance defect reduction

- Higher via, metal layers show substantial nuisance defect improvement
- For first pass yield, Monte Carlo simulation with 7-150nm defects distributed on the partitioned reticle area



Outline

- Motivation
- Proposed design-aware inspection
- Results
- Conclusion & Future Work

Conclusion

- Proposed a comprehensive design-aware mask inspection methodology:
 - 1. Identified non-critical features with full accuracy in post-OPC layout
 - 2. Method for evaluating criticality of shapes using timing slack, non-critical info and design rules
 - 3. Partitioning algorithm to inspect different regions with different pixel size and sensitivity
- Up to 4X reduction in false defects with up to 55% improvement in first pass yield achieved by design-aware inspection

Future Work

- Current approach assumes mask shop has complete mask set of design
 - Techniques to work with limited design data
- Better false defect model
- Study tradeoffs of tuning only sensitivity versus sensitivity + pixel size

THANK YOU!